



Układ wykonawczy PIC16F84A




XOR	Cin_01C = 00	Y_SC = 1	AS01 = 10	AS_0 = 0	A = x
AND	Cin_01C = 00	Y_SC = 0	AS01 = 10	AS_0 = 0	A = x
OR	Cin_01C = 01	Y_SC = 0	AS01 = 10	AS_0 = 1	A = x
COMF	Cin_01C = 00	Y_SC = 1	AS01 = 01	AS_0 = 0	A = x
MOVE	Cin_01C = 00	Y_SC = 0	AS01 = 01	AS_0 = 0	A = x
CLR	Cin_01C = 00	Y_SC = 0	AS01 = 00	AS_0 = 0	A = x
NOP	Cin_01C = 00	Y_SC = 0	AS01 = 10	AS_0 = 0	A = 1

Obserwacja 2:

bramki do realizacji wszystkich funkcji logicznych są już w strukturze sumatora

Sygnaly:

<i>AS01</i>	<i>2 bit</i>
<i>AS_0</i>	<i>1 bit</i>
<i>Cin_01C</i>	<i>2 bit</i>
<i>Y_SC</i>	<i>1 bit</i>
<hr/>	
	<i>6 bit</i>




...

Obserwacja 3:

Instrukcje bsf i bcf wymagają indywidualnego sterowania wejściem B

Sygnaly dodatk.:

k 8 bit



Obserwacja 5:


Nie wszystkie operacje zapisują wynik do W oraz korzystają z F

Sygnały dodatk.:

WEn 1 bit

BusInEn 1 bit




BusOutEn 1 bit



Obserwacja 6:

Rej. STATUS jest zmieniany tylko przez niektóre instr. Musi on być maskowany

Sygnaly dodatk.:
STATmask 3 bit



Sygnaly:	<i>AS01</i>	<i>2 bit</i>
	<i>AS_0</i>	<i>1 bit</i>
	<i>Cin_01C</i>	<i>2 bit</i>
	<i>Y_SC</i>	<i>1 bit</i>
	<i>k</i>	<i>8 bit</i>
	<i>YLRS</i>	<i>2 bit</i>
	<i>WEn</i>	<i>1 bit</i>
	<i>BusInEn</i>	<i>1 bit</i>
	<i>BusOutEn</i>	<i>1 bit</i>
	<i>STATmask</i>	<i>3 bit</i>
		<hr/>
		<i>22 bity</i>

Układ wykonawczy



Podsumowanie

Zadanie

Wykonać tabelę

Instrukcje \ Sygnaly sterujące

Szyna adresowa



Szyna adresowa 6-bit











TABLE 2-1: SPECIAL FUNCTION REGISTER FILE SUMMARY

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on RESET	Details on page		
Bank 0													
00h	INDF	Uses contents of FSR to address Data Memory (not a physical register)									---- --	11	
01h	TMR0	8-bit Real-Time Clock/Counter									xxxx xxxx	20	TMR
02h	PCL	Low Order 8 bits of the Program Counter (PC)									0000 0000	11	Układ sterowania
03h	STATUS ⁽²⁾	IRP	RP1	RP0	\overline{TO}	\overline{PD}	Z	DC	C	0001 1xxxx	8	Układ wykonawczy	
04h	FSR	Indirect Data Memory Address Pointer 0									xxxx xxxx	11	
05h	PORTA ⁽⁴⁾	—	—	—	RA4/T0CKI	RA3	RA2	RA1	RA0	---x xxxxx	16	I/O Ports	
06h	PORTB ⁽⁵⁾	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT	xxxx xxxxx	18		
07h	—	Unimplemented location, read as '0'									—	—	
08h	EEDATA	EEPROM Data Register									xxxx xxxx	13,14	
09h	EEADR	EEPROM Address Register									xxxx xxxx	13,14	
0Ah	PCLATH	—	—	—	Write Buffer for upper 5 bits of the PC ⁽¹⁾					---0 0000	11	Układ sterowania	
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	10	Interrupts	
Bank 1													
80h	INDF	Uses Contents of FSR to address Data Memory (not a physical register)									---- --	11	
81h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	9	Układ sterowania	
82h	PCL	Low order 8 bits of Program Counter (PC)									0000 0000	11	
83h	STATUS ⁽²⁾	IRP	RP1	RP0	\overline{TO}	\overline{PD}	Z	DC	C	0001 1xxxx	8	Układ wykonawczy	
84h	FSR	Indirect data memory address pointer 0									xxxx xxxx	11	
85h	TRISA	—	—	—	PORTA Data Direction Register					---1 1111	16	I/O Ports	
86h	TRISB	PORTB Data Direction Register									1111 1111		18
87h	—	Unimplemented location, read as '0'									—	—	
88h	EECON1	—	—	—	EEIF	WRERR	WREN	WR	RD	---0 x000	13		
89h	EECON2	EEPROM Control Register 2 (not a physical register)									---- --	14	
0Ah	PCLATH	—	—	—	Write buffer for upper 5 bits of the PC ⁽¹⁾					---0 0000	11	Układ sterowania	
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	10	Interrupts	








MODUŁ UKŁADU WYKONAWCZEGO






Układ sterujący – sterowanie PC







Moduł Timera






Moduł I/O Ports

...





Moduł GPR

